APR 2.4 2006



PTO/SB/21 (09-04)
Approved for use through 07/31/2006. OMB 0651-0031
U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995.	no persons are required to respond to a co	 Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCS collection of information unless it displays a valid OMB control number
	Application Number	09/517541
TRANSMITTAL	Filing Date	2 March 2000
FORM	First Named Inventor	Kia Silverbrook
	Art Unit	3628
(to be used for all correspondence after initial f	Examiner Name	Nga B Nguyen
	Attorney Docket Number	AUTH15US
Total Number of Pages in This Submission		
	ENCLOSURES (Check all	il that apply)
Fee Transmittal Form Fee Attached Amendment/Reply After Final Affidavits/declaration(s) Extension of Time Request Express Abandonment Request Information Disclosure Statement Certified Copy of Priority Document(s) Reply to Missing Parts/ Incomplete Application Reply to Missing Parts	Drawing(s) Licensing-related Papers Petition Petition to Convert to a Provisional Application Power of Attorney, Revocation Change of Correspondence of Terminal Disclaimer Request for Refund CD, Number of CD(s) Landscape Table on CI Remarks Email: kia.silverbrook@silverth Telephone: 61-2-9818 6633 Facsimile: 61-2-9555 7762	Address Status Letter Other Enclosure(s) (please Identify below):
under 37 CFR 1.52 or 1.53	URE OF APPLICANT, ATTO	DRNEY, OR AGENT
Firm Name		,
Simple	1 (1)	
Signature WWZ	In bolaly	
Printed name Kia Silverbrook, Simon Robert	Valmsley	
Date March 23, 2006	F	Reg. No.
CE	RTIFICATE OF TRANSMISS	SION/MAILING
		TO or deposited with the United States Postal Service with or Patents, P.O. Box 1450, Alexandria, VA 22313-1450 on
Oignatule .		
Typed or printed name		Date

This collection of information is required by 37 CFR 1.5. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.11 and 1.14. This collection is estimated to 2 hours to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.

APR 2 4 2006 In the United States Patent and Trademark Office

Serial Number:

09/517,541

Application. Filed:

March 02, 2000

Applicant:

Kia Silverbrook and Simon Robert Walmsley

Application Title:

Shielding Manipulations of Secret Data

Examiner/GAU:

NGA B Nguyen

3628

Dated

March 23, 2006

At:

Balmain, NSW

Docket No.

AUTH15US

REPLY

Commissioner for Patents Washington, District of Columbia 20231

Dear Sir:

In response to the Examiner's further Office Action of February 3, 2006 in the present RCE application the Applicant submits the accompanying text book extracts and the below Remarks.

Regarding Response to Arguments/Amendment

In the Office Action, the Examiner submits that the Applicant has not submitted any rebuttal of the well known statements made by the Examiner in the previous and current Office Actions, but has merely requested references disclosing the well known limitations.

The following is a specific rebuttal of the Examiner's statement of what is purported to be well known in the art.

Typical CMOS circuit applications, in which it is ensured that both nMOS and pMOS transistors do not turn on at the same time, are high current output drivers (at output pads) to minimise the peak current taken from the power supply. Such high current output drivers are not useable to manipulate any type of data, let alone secret data as claimed in the claimed invention.

In designing CMOS circuits for manipulating data it is well known to make the circuits as simple as possible, by using the minimum number of transistors and minimum size transistors consistent with the speed requirements of the circuit. These circuits then allow both nMOS and pMOS transistors to turn on momentarily which risks the emission of a light pulse, making the CMOS structure a "flashing" CMOS structure, as described by the present inventors in the present application.

The accompanying extracted pages of "Principles of CMOS VLSI design" clearly show that it is well known that conventional CMOS logic (which is based on the CMOS inverter) has a region during a change of state where both nMOS and pMOS transistors are turned on, and therefore exhibit intermediate resistance.